




Reverse-Engineering Bank Addressing Functions on AMD CPUs


Presentation for DRAMSec


<u>Martin Heckel</u>, Florian Adamsky June 17, 2023




Introduction









1



1



Within a bank



DRAM Bank Addressing Functions

 $\boldsymbol{\cdot}$ Physical address space is distributed over all DRAM banks

DRAM Bank Addressing Functions

- Physical address space is distributed over all DRAM banks
- DRAM addressing functions implemented in the memory controller determine the bank a physical address is stored on

DRAM Bank Addressing Functions

- · Physical address space is distributed over all DRAM banks
- DRAM addressing functions implemented in the memory controller determine the bank a physical address is stored on
- AMD had published these addressing functions in the BKDG until micro architecture 16h, Intel did not publish them

 $f_1: 00000010000000000000$

 $f_2:$ 010010000000000000000

 f_3 : 00100100000000000000

 $f_4:$ 100100000000000000000

Physical Address: 0x00000

 $f_1: 0000001000000000000$

 f_2 : 010010000000000000000

 f_3 : 001001000000000000000

*f*₄: 1001000000000000000000

Physical Address: 0x00000

A = 0000000000000000000000

 f_2 : 010010000000000000000

 f_3 : 00100100000000000000

 $f_4:$ 100100000000000000000

```
Physical Address: 0x00000
```

A = 0000000000000000000000

 f_3 : 00100100000000000000

f₄: 100100000000000000000

 $f_4:$ 100100000000000000000

Physical Address: 0x00000

```
0000000000000000000000
     000000100000000000000
010010000000000000000
001001000000000000000
100100000000000000000
```

Physical Address: 0x00000

 $0000 \leftrightarrow 0$

Physical Address: 0x01000

A = 00000001000000000000

 $f_1: 00000010000000000000$

 f_3 : 00100100000000000000

*f*₄: 100100000000000000000

Physical Address: 0x01000

A = 00000001000000000000

 f_2 : 010010000000000000000

 f_3 : 00100100000000000000

Physical Address: 0x01000

A = 0000000100000000000

 f_3 : 00100100000000000000

Physical Address: 0x01000

A = 0000000100000000000

 f_4 : 100100000000000000000

Physical Address: 0x01000

A = 00000001000000000000

Physical Address: 0x01000

A = 0000000100000000000

 $0000 \leftrightarrow 0$

Physical Address $0x00000 \leftrightarrow Bank 0$

Physical Address: 0x02000

A = 0000001000000000000

 $f_1:$ 0000001000000000000

 $f_2:$ 01001000000000000000

 f_3 : 00100100000000000000

 f_4 : 100100000000000000000

Physical Address $0x00000 \leftrightarrow Bank 0$

Physical Address: 0x02000

A = 0000001000000000000

 f_2 : 010010000000000000000

 f_3 : 00100100000000000000

 $f_4:$ 100100000000000000000

Physical Address $0 \times 000000 \leftrightarrow Bank 0$

Physical Address: 0x02000

A = 0000001000000000000

 f_3 : 00100100000000000000

 $f_4:$ 100100000000000000000

Physical Address 0x00000 ↔ Bank 0

Physical Address: 0x02000

A = 0000001000000000000

 $f_4:$ 100100000000000000000

Physical Address $0x00000 \leftrightarrow Bank 0$

Physical Address: 0x02000

A = 0000001000000000000

 Physical Address $0x00000 \leftrightarrow Bank 0$

Physical Address: 0x02000

A = 0000001000000000000

 $1000 \leftrightarrow 8$


Physical Address $0x00000 \leftrightarrow Bank 0$


Physical Address $0x01000 \leftrightarrow Bank 0$

Addressing Function

Reverse-Engineering on AMD CPUs

Overview of the Reverse-Engineering Process






· Allocate a 2 MiB transparent hugepage


- · Allocate a 2 MiB transparent hugepage
- Access the first and the n^{th} address 200 times alternatingly (n is a multiple of 4096) and measure the access time

- · Allocate a 2 MiB transparent hugepage
- Access the first and the n^{th} address 200 times alternatingly (n is a multiple of 4096) and measure the access time
- Generate a histogram of the access times and search for a gap between row hits and row conflicts

Determine Threshold between Row Hit and Row Conflict

- · Allocate a 2 MiB transparent hugepage
- Access the first and the n^{th} address 200 times alternatingly (n is a multiple of 4096) and measure the access time
- Generate a histogram of the access times and search for a gap between row hits and row conflicts
- Use the middle of the gap as threshold





0x12d000

Group 0

Group 1

 $t_h = 550$

0x125000

0x12a000

0x12c000

0x12e000

Group 2

0x126000

Group 3


0x127000

0x12b000



Group 0

Group 1



Group 2

Group 3





0×12f000

 $t_m = 500$

0x123000

0x128000

0x12d000

Group 0

0x124000

0x129000

Group 1

 $t_h = 550$

0x125000

0x12a000

0x12c000

0x12e000

Group 2

0x126000

Group 3

0x127000

0x12b000





0×12f000

 $t_m = 500$

0x123000

0x128000

0x12d000

Group 0

 $t_m = 650$

0x124000

0x129000

Group 1

 $t_h = 550$

0x125000

0x12a000

0x12c000

0x12e000

Group 2

0x126000

Group 3

0x127000

0x12b000









 $t_m = 500$

0x123000

0x128000

0x12d000

Group 0

 $t_m = 650$

0x124000

0x129000

Group 1

 $t_h = 550$

 $t_m = 510$

0x125000

0x12a000

0x12c000

0x12e000

Group 2

0x126000

Group 3

0x127000

0x12b000




$$0 \times 12f000$$
 $t_m = 500$
 0×123000
 0×128000
 $0 \times 12d000$

Group 0

$t_m = 650$ 0x124000 0x129000

Group 1




 $t_m = 510$


0x126000

Group 3

0x127000

0x12b000





Group 0

Group 1

 $t_h = 550$ 0x12f000 $t_m = 500$ $t_m = 650$ $t_m = 510$ $t_m = 510$ $t_m = 600$ 0x123000 0x124000 0x125000 0x126000 0x127000 0x128000 0x129000 0x12a000 0x12b000 0x12d000 0x12c000 0x12e000

Group 2

$$t_m = 500$$
 $t_m = 650$

 0x123000
 0x124000

 0x128000
 0x129000

 0x12d000
 0x12f000

Group 0

Group 1

$$t_h = 550$$
 $t_m = 650$
 $t_m = 510$
0x125000

0x12a000

0x12c000

0x12e000




$$t_m = 510$$
 $t_m = 600$

0x126000 0x127000

0x12b000

Group 3 Group 4



Determine Number of Banks (regroup)


• There can be multiple pages in the same DRAM row, which results in a row hit if they are on the same bank


Determine Number of Banks (regroup)


- There can be multiple pages in the same DRAM row, which results in a row hit if they are on the same bank
- The groups generated before are removed one after another and each address of the removed group is grouped again (using all other groups)


Determine Number of Banks (regroup)


- There can be multiple pages in the same DRAM row, which results in a row hit if they are on the same bank
- The groups generated before are removed one after another and each address of the removed group is grouped again (using all other groups)
- This removes groups that were created due to row hits on the same bank in the step before (since there were fewer addresses in the groups before)



























Add additional Addresses




Add additional Addresses

 $\boldsymbol{\cdot}$ A number of transparent hugepages is allocated

Add additional Addresses

- · A number of transparent hugepages is allocated
- The addresses of the transparent hugepages are added to the groups based on the block size determined before



• For each possible addressing function, the following requirements have to be met in order to add the function as valid:

- For each possible addressing function, the following requirements have to be met in order to add the function as valid:
 - · Yields the same results for all addresses within the same group

- For each possible addressing function, the following requirements have to be met in order to add the function as valid:
 - · Yields the same results for all addresses within the same group
 - \cdot Has a 1 as result for 50 % of the groups (0 for the other 50 %)

- For each possible addressing function, the following requirements have to be met in order to add the function as valid:
 - Yields the same results for all addresses within the same group
 - Has a 1 as result for 50 % of the groups (0 for the other 50 %)
 - All bits are relevant (there is no addressing function with fewer bits that yields the same result)

- For each possible addressing function, the following requirements have to be met in order to add the function as valid:
 - · Yields the same results for all addresses within the same group
 - Has a 1 as result for 50 % of the groups (0 for the other 50 %)
 - All bits are relevant (there is no addressing function with fewer bits that yields the same result)
- Simplify addressing functions by removing linear combinations

• There are several sanity checks to avoid invalid results:

- There are several sanity checks to avoid invalid results:
 - The number of banks has to be a power of two (the approach does only support linear addressing functions)

- There are several sanity checks to avoid invalid results:
 - The number of banks has to be a power of two (the approach does only support linear addressing functions)
 - The number of addressing functions should be $log_2(n_{Banks})$

- There are several sanity checks to avoid invalid results:
 - The number of banks has to be a power of two (the approach does only support linear addressing functions)
 - The number of addressing functions should be $log_2(n_{Banks})$
 - · The addressing functions should be orthogonal



- This approach yields good results on the tested Intel and AMD CPUs
 - AMD Ryzen 9 5950X, AMD Ryzen 9 3900X, Intel Core i9-10900K, Intel Core i7-4800MQ

- This approach yields good results on the tested Intel and AMD CPUs
 - AMD Ryzen 9 5950X, AMD Ryzen 9 3900X, Intel Core i9-10900K, Intel Core i7-4800MQ
- The results are more constant than the ones of Drama at the cost of being slower

- This approach yields good results on the tested Intel and AMD CPUs
 - AMD Ryzen 9 5950X, AMD Ryzen 9 3900X, Intel Core i9-10900K, Intel Core i7-4800MQ
- The results are more constant than the ones of Drama at the cost of being slower
- The tool is open-source, feel free to try it (https://anonymous.4open.science/r/amdre-poc-A085/)

Questions, Discussion