


Flipper: Rowhammer on Steroids

Martin Heckel^{1,2} and Florian Adamsky²

February 19, 2025

¹ Graz University of Technology

² Hof University of Applied Sciences



Outline

Introduction

Rowhammer Amplification Attacks


Experimental Evaluation

Conclusion

Introduction


DRAM – Cells

- A single cell consists of a capacitor storing the actual data and a transistor controlling the access
- Reading procedure: Enable the control pin and read the voltage at the access pin
- Writing procedure: Apply the level that should be written to the access pin and enable the control pin




DRAM – Array

- Multiple of these cells organized is array
- Control pins of the cells connected in rows (only entire rows can be enabled)
- Access pins of the cells connected in columns
- Capacitors loose charge over time, so it is required to refresh the cells periodically




DRAM – physical architecture

System DRAM




DRAM – physical architecture




DRAM – physical architecture


DIMM




DRAM – physical architecture




DRAM – physical architecture




DRAM – physical architecture




DRAM – physical architecture



DRAM – physical architecture



Structure within a DRAM bank




DRAM addressing

- Data is stored in physical memory:
 - Channel
 - DIMM
 - Rank
 - Bank
 - Row
 - Column
- The Memory Controller translates physical addresses to memory locations



Rowhammer



```
1  hammer:  
2  mov eax, X  
3  mov ebx, Y  
4  clflush X  
5  clflush Y  
6  jmp hammer
```



Source code from Kim et al. [1]

Rowhammer


```
1  hammer:  
2  mov eax, X  
3  mov ebx, Y  
4  clflush X  
5  clflush Y  
6  jmp hammer
```



Source code from Kim et al. [1]

Rowhammer


```
1  hammer:  
2  mov eax, X  
3  mov ebx, Y  
4  clflush X  
5  clflush Y  
6  jmp hammer
```



Source code from Kim et al. [1]

Rowhammer


```
1  hammer:  
2  mov eax, X  
3  mov ebx, Y  
4  clflush X  
5  clflush Y  
6  jmp hammer
```



Source code from Kim et al. [1]

Rowhammer



```
1  hammer:  
2  mov eax, X  
3  mov ebx, Y  
4  clflush X  
5  clflush Y  
6  jmp hammer
```



Source code from Kim et al. [1]

Rowhammer



```
1  hammer:
2    mov eax, X
3    mov ebx, Y
4    clflush X
5    clflush Y
6    jmp hammer
```



Source code from Kim et al. [1]

Rowhammer



```
1  hammer:
2    mov eax, X
3    mov ebx, Y
4    clflush X
5    clflush Y
6    jmp hammer
```



Source code from Kim et al. [1]

Rowhammer



```
1  hammer:
2    mov eax, X
3    mov ebx, Y
4    clflush X
5    clflush Y
6    jmp hammer
```



Source code from Kim et al. [1]

Rowhammer



```
1  hammer:
2    mov eax, X
3    mov ebx, Y
4    clflush X
5    clflush Y
6    jmp hammer
```



Source code from Kim et al. [1]

Rowhammer


```
1  hammer:
2    mov eax, X
3    mov ebx, Y
4    clflush X
5    clflush Y
6    jmp hammer
```



Source code from Kim et al. [1]

Rowhammer

```
1  hammer:  
2    mov eax, X  
3    mov ebx, Y  
4    clflush X  
5    clflush Y  
6    jmp hammer
```



Source code from Kim et al. [1]

Rowhammer


```
1  hammer:
2    mov eax, X
3    mov ebx, Y
4    clflush X
5    clflush Y
6    jmp hammer
```

Page 0	X	Page 1
Page 2		Page 3
Page 4		Page 5 Y

Source code from Kim et al. [1]

Rowhammer


```
1  hammer:
2  mov eax, X
3  mov ebx, Y
4  clflush X
5  clflush Y
6  jmp hammer
```



Source code from Kim et al. [1]

Rowhammer


```
1  hammer:
2  mov eax, X
3  mov ebx, Y
4  clflush X
5  clflush Y
6  jmp hammer
```



Source code from Kim et al. [1]

Rowhammer


```
1  hammer:
2      mov eax, X
3      mov ebx, Y
4      cflush X
5      cflush Y
6      jmp hammer
```



Source code from Kim et al. [1]

Rowhammer


```
1  hammer:
2    mov eax, X
3    mov ebx, Y
4    clflush X
5    clflush Y
6    jmp hammer
```



Source code from Kim et al. [1]

Rowhammer


```
1  hammer:
2    mov eax, X
3    mov ebx, Y
4    clflush X
5    clflush Y
6    jmp hammer
```



Source code from Kim et al. [1]

Rowhammer


```
1  hammer:  
2  mov eax, X  
3  mov ebx, Y  
4  clflush X  
5  clflush Y  
6  jmp hammer
```



Source code from Kim et al. [1]

Rowhammer


```
1  hammer:
2    mov eax, X
3    mov ebx, Y
4    clflush X
5    clflush Y
6    jmp hammer
```



Source code from Kim et al. [1]

Rowhammer


```
1  hammer:
2    mov eax, X
3    mov ebx, Y
4    clflush X
5    clflush Y
6    jmp hammer
```



Source code from Kim et al. [1]

Rowhammer


```
1  hammer:
2    mov eax, X
3    mov ebx, Y
4    clflush X
5    clflush Y
6    jmp hammer
```



Source code from Kim et al. [1]

Rowhammer

```
1  hammer:
2    mov eax, X
3    mov ebx, Y
4    clflush X
5    clflush Y
6    jmp hammer
```



Source code from Kim et al. [1]

Rowhammer




Figure 1: Examples of rowhammer patterns

Rowhammer Amplification Attacks

- Utilizing the x86 `cmpsb` instruction used for optimized memory comparison in combination with `repe`
 - Repeats `cmpsb` as long as the ECX register is not zero and the ZF flag is set
- 2.65 times faster than the “native” implementation using pointers

Additional Memory Accesses – Implementation MEMPRESSUREGEN

- Allocate 1024 MiB of memory
- Initialize all pages in the memory region with the same (randomly generated) content
- Compare the first page to each other page in a loop
- Repeat until the process is terminated

Additional Memory Accesses – MEMPRESSUREGEN with Rowhammer.JS




Figure 2: Number of bit flips measured within 300 s with and without MEMPRESSUREGEN running in parallel.

Additional Memory Accesses – MEMPRESSUREGEN with HAMMERTOOL




Figure 3: Number of bit flips measured within 300 s with and without MEMPRESSUREGEN running in parallel.

- As shown in previous work, Rowhammer can be executed in parallel to multiple banks.
- There are two basic approaches:
 - Accessing multiple banks from different threads
 - Performing accesses from a single thread using memory controller instruction parallelization
- We utilize multiple threads to hammer multiple banks in parallel

Multi-threaded Rowhammer – Implementation HAMMERTOOL

- Two modes:
 - CPU pinning: Each thread is pinned to one logical CPU core
 - No CPU pinning: The threads are not pinned to CPU cores
- Threads handle one bank after until no banks are left

Multi-threaded Rowhammer – HAMMERTOOL




Figure 4: Number of bit flips found by HAMMERTOOL in 300 s without MEMPRESSUREGEN running in parallel.

Multi-threaded Rowhammer – HAMMERTOOL





Figure 4: Number of bit flips found by HAMMERTOOL in 300 s without MEMPRESSUREGEN running in parallel.


Stair-like pattern on the T540p – Our hypothesis

- Ivy Bridge




Stair-like pattern on the T540p – Our hypothesis

- Ivy Bridge
 - Two 16 B loads and one 16 B store per cycle




Stair-like pattern on the T540p – Our hypothesis

- Ivy Bridge
 - Two 16 B loads and one 16 B store per cycle
 - L2 \rightarrow L1 bandwidth: 32 B per cycle




Stair-like pattern on the T540p – Our hypothesis

- Ivy Bridge
 - Two 16 B loads and one 16 B store per cycle
 - L2 \rightarrow L1 bandwidth: 32 B per cycle
 - L3 \rightarrow L2 bandwidth: 32 B per cycle




Stair-like pattern on the T540p – Our hypothesis

- Ivy Bridge
 - Two 16 B loads and one 16 B store per cycle
 - L2 \rightarrow L1 bandwidth: 32 B per cycle
 - L3 \rightarrow L2 bandwidth: 32 B per cycle
 - Two hyperthreads \Rightarrow 32 B load per cycle




Stair-like pattern on the T540p – Our hypothesis

- Ivy Bridge
 - Two 16 B loads and one 16 B store per cycle
 - L2 → L1 bandwidth: 32 B per cycle
 - L3 → L2 bandwidth: 32 B per cycle
 - Two hyperthreads ⇒ 32 B load per cycle
 - **Bottleneck:** 32 B per cycle




Stair-like pattern on the T540p – Our hypothesis

- Haswell




Stair-like pattern on the T540p – Our hypothesis

- Haswell
 - Two 32 B loads and one 32 B store per cycle




Stair-like pattern on the T540p – Our hypothesis

- Haswell
 - Two 32 B loads and one 32 B store per cycle
 - L2 \rightarrow L1 bandwidth: 64 B per cycle




Stair-like pattern on the T540p – Our hypothesis

- Haswell
 - Two 32 B loads and one 32 B store per cycle
 - L2 \rightarrow L1 bandwidth: 64 B per cycle
 - L3 \rightarrow L2 bandwidth: 32 B per cycle




Stair-like pattern on the T540p – Our hypothesis

- Haswell
 - Two 32 B loads and one 32 B store per cycle
 - L2 \rightarrow L1 bandwidth: 64 B per cycle
 - L3 \rightarrow L2 bandwidth: 32 B per cycle
 - Two hyperthreads \Rightarrow 64 B load per cycle



Stair-like pattern on the T540p – Our hypothesis

- Haswell
 - Two 32 B loads and one 32 B store per cycle
 - L2 → L1 bandwidth: 64 B per cycle
 - L3 → L2 bandwidth: 32 B per cycle
 - Two hyperthreads ⇒ 64 B load per cycle
 - **Bottleneck:** 32 B per cycle



Experimental Evaluation

Combining both Primitives – FLIPPER




Figure 5: Number of bit flips found by HAMMERTOOL in 300 s with MEMPRESSUREGEN running in parallel.

Combining both Primitives – FLIPPER




Figure 5: Number of bit flips found by HAMMERTOOL in 300 s with MEMPRESSUREGEN running in parallel.

Unique Bit Flips

- A bit flip is considered to be unique if:
 - **Aggressor rows** that were hammered when the bit flip was triggered;
 - **Victim row** that contained the actual bit flip;
 - **Offset** in the victim row, which specifies the byte that contained the bit flip;
 - **Flip mask** which specifies the bit/bits that flipped within the byte; and
 - **Flip direction** which specifies if a bit flipped from 1 to 0 or vice versa.

Unique Bit Flips – Evaluation




Figure 6: Number and Ratio of unique bit flips found by HAMMERTOOL with and without MEMPRESSUREGEN running at the same time when scanning the same THP x times.

- We performed most of our measurements for 300 s each and repeated these measurements multiple times
- We assume that the number of bit flips should be linearly related to the time, e.g., measuring for the double time should result in the double number of bit flips

Measurement Time – Evaluation




Figure 7: Number of bit flips found with and without MEMPRESSUREGEN in relation to the time of the measurement.

- Which amplification can be reached by comparing both primitives?
- **Note:** We performed all measurements on systems with the double refresh rate mitigation

Overall Amplification Factor – Evaluation




Figure 8: Comparison of the number of bit flips with and without FLIPPER

Conclusion

- We performed a systematic evaluation of the previously known effect of multi-threaded hammering
- We introduced new instructions that increase the number of bit flips occurring in a given time significantly
- We showed that FLIPPER, the combination of both approaches leads to bit flips that would not have occurred otherwise
- We calculated an amplification factor of 837.5 compared to ROWHAMMERJS


Flipper: Rowhammer on Steroids

Martin Heckel^{1,2} and Florian Adamsky²

February 19, 2025

¹ Graz University of Technology

² Hof University of Applied Sciences



Additional Memory Accesses – Different access types




Figure 9: Number of bit flips identified by HAMMERTOOL in 300 s based on different stress techniques. An average is shown over 25 measurements.

- [1] Yoongu Kim et al. “Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors”. In: *ISCA*. 2014. DOI: [10.1109/ISCA.2014.6853210](https://doi.org/10.1109/ISCA.2014.6853210).